|
|
|
@ -702,10 +702,10 @@ const ISP_NVRAM_ADBS_T imx291mipiraw_ADBS_0019 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0000 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8172, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8172, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8172, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8172, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -713,10 +713,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0000 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0001 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8172, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8172, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8172, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8172, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -724,10 +724,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0001 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0002 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8172, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8172, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8172, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8172, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -735,10 +735,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0002 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0003 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8172, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8172, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8172, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8172, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -746,10 +746,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0003 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0004 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8168, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8168, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8168, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8168, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -757,10 +757,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0004 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0005 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8168, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8168, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8168, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8168, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -768,10 +768,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0005 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0006 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8168, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8168, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8168, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8168, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -779,10 +779,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0006 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0007 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8164, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8164, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8164, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8164, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -790,10 +790,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0007 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0008 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8164, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8164, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8164, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8164, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -801,10 +801,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0008 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0009 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8164, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8164, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8164, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8164, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -812,10 +812,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0009 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0010 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8164, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8164, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8164, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8164, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -823,10 +823,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0010 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0011 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8160, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8160, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8160, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8160, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -834,10 +834,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0011 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0012 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8160, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8160, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8160, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8160, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -845,10 +845,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0012 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0013 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8160, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8160, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8160, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8160, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -856,10 +856,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0013 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0014 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8156, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8156, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8156, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8156, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -867,10 +867,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0014 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0015 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8156, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8156, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8156, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8156, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -878,10 +878,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0015 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0016 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8156, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8156, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8156, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8156, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -889,10 +889,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0016 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0017 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8156, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8156, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8156, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8156, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -900,10 +900,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0017 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0018 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8152, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8152, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8152, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8152, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
@ -911,10 +911,10 @@ const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0018 = {
|
|
|
|
|
|
|
|
|
|
};
|
|
|
|
|
const ISP_NVRAM_OBC_T imx291mipiraw_OBC_0019 = {
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8124, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8124, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8124, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8124, .rsv_13=0}},
|
|
|
|
|
.offst0 ={.bits={.OBC_OFST_B=8152, .rsv_13=0}},
|
|
|
|
|
.offst1 ={.bits={.OBC_OFST_GR=8152, .rsv_13=0}},
|
|
|
|
|
.offst2 ={.bits={.OBC_OFST_GB=8152, .rsv_13=0}},
|
|
|
|
|
.offst3 ={.bits={.OBC_OFST_R=8152, .rsv_13=0}},
|
|
|
|
|
.gain0 ={.bits={.OBC_GAIN_B=521, .rsv_13=0}},
|
|
|
|
|
.gain1 ={.bits={.OBC_GAIN_GR=521, .rsv_13=0}},
|
|
|
|
|
.gain2 ={.bits={.OBC_GAIN_GB=521, .rsv_13=0}},
|
|
|
|
|